Asic/layout Design Engr, I Job in Synopsys

You will be part of a strong development team in the area of GPIOs , Speciality IOs and General Purpose Analog IPs
You will develop layouts designs for Analog Full Custom IPs such as
GPIOs , I2C, I3C , SMBUS , eMMC , SVID , Quad SPI , JTAG
High performance LVDS
Crystal Oscillators
On-Chip Thermal and Voltage Sensor , Adaptive Bias Generator , Process Monitoring Block, Voltage Regulators
You will be working with experienced set of teams locally and in with people from various sites spread across globe.
Technical Attributes
Good grip over CMOS circuit layout fundamentals, Technology effects, IO frame design methodology, Analog matching concepts
Should have good understanding of layout and parasitic extraction.
Should have good grip over automation /scripting languages
Personal Attributes
Has a strong desire to learn and explore new technologies.
Demonstrates good analysis and problem-solving skills.
High energy individual with the ability to go an extra mile.
A proactive team player with good written and verbal communication skills.
Networks with senior internal and external personnel in own area of expertise.