Asic Ip Logic Design_staff Engg Job in Spectrum Consultants India Pvt Ltd

Asic Ip Logic Design_staff Engg

Apply Now
Job Summary Be able to write RTL code with System VerilogHDL
Be able to synthesis RTL design and analyze its timing report
Have an experience with designing an IP with on-chip interconnect protocol like AXI or AHB.
Have an experience with designing an IP with interface or protocol: PCIe, ONFI or Toggle, NVMe, DDR
Have an experience with Formal Property Verification
Experience with ECO flow
Preferred:
Deep understand issues with Coherency and Atomicity in system.
Communication and documentation skill
Experience with any Git framework
Experience: 5 - 12+ years
Experience Required :

5 to 12 Years

Vacancy :

2 - 4 Hires

Similar Jobs for you

See more recommended jobs